![]() System : Linux absol.cf 5.4.0-198-generic #218-Ubuntu SMP Fri Sep 27 20:18:53 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 7.4.33 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals,pcntl_unshare, Directory : /etc/alternatives/mpi/openmpi/opal/sys/x86_64/ |
Upload File : |
/* -*- Mode: C; c-basic-offset:4 ; indent-tabs-mode:nil -*- */ /* * Copyright (c) 2004-2005 The Trustees of Indiana University and Indiana * University Research and Technology * Corporation. All rights reserved. * Copyright (c) 2004-2014 The University of Tennessee and The University * of Tennessee Research Foundation. All rights * reserved. * Copyright (c) 2004-2005 High Performance Computing Center Stuttgart, * University of Stuttgart. All rights reserved. * Copyright (c) 2004-2005 The Regents of the University of California. * All rights reserved. * Copyright (c) 2016 Los Alamos National Security, LLC. ALl rights * reserved. * $COPYRIGHT$ * * Additional copyrights may follow * * $HEADER$ */ #ifndef OPAL_SYS_ARCH_TIMER_H #define OPAL_SYS_ARCH_TIMER_H 1 typedef uint64_t opal_timer_t; /* Using RDTSC(P) results in non-monotonic timers across cores */ #undef OPAL_TIMER_MONOTONIC #define OPAL_TIMER_MONOTONIC 0 #if OPAL_GCC_INLINE_ASSEMBLY /* TODO: add AMD mfence version and dispatch at init */ static inline opal_timer_t opal_sys_timer_get_cycles(void) { uint32_t l, h; __asm__ __volatile__ ("lfence\n\t" "rdtsc\n\t" : "=a" (l), "=d" (h)); return ((opal_timer_t)l) | (((opal_timer_t)h) << 32); } static inline bool opal_sys_timer_is_monotonic (void) { int64_t tmp; int32_t cpuid1, cpuid2; const int32_t level = 0x80000007; /* cpuid clobbers ebx but it must be restored for -fPIC so save * then restore ebx */ __asm__ volatile ("xchg %%rbx, %2\n" "cpuid\n" "xchg %%rbx, %2\n": "=a" (cpuid1), "=d" (cpuid2), "=r" (tmp) : "a" (level) : "ecx", "ebx"); /* bit 8 of edx contains the invariant tsc flag */ return !!(cpuid2 & (1 << 8)); } #define OPAL_HAVE_SYS_TIMER_GET_CYCLES 1 #define OPAL_HAVE_SYS_TIMER_IS_MONOTONIC 1 #else opal_timer_t opal_sys_timer_get_cycles(void); #define OPAL_HAVE_SYS_TIMER_GET_CYCLES 1 #endif /* OPAL_GCC_INLINE_ASSEMBLY */ #endif /* ! OPAL_SYS_ARCH_TIMER_H */